

ABSTRACT OF THE DISCLOSURE

The present invention is a memory system that receives addresses corresponding to data in a sequential order. The memory system includes an address buffer that receives addresses in the order provided by a computer system, a memory array, a control circuit that presents addresses to the memory array in an order different than the order in which they were received by the address buffer; and a read buffer that receives data read out from the memory array.

662,650 - 224,650